Step-by-Step SystemVerilog Assertions Language/Applications
MP4 | Video: AVC 1280×720 | Audio: AAC 44KHz 2ch | Duration: 7 Hours | 1.03 GB
Genre: eLearning | Language: English
StepByStep Basic to Advanced for SystemVerilog/VHDL users. 2005/2009/2012 features. Knowledge of UVM/OOP not required
The knowledge gained from this course will help you find those critical and hard to find design bugs. SystemVerilog Assertions is a very important part of overall functional verification methodology and all verification engineers need this knowledge to be successful. The knowledge of SVA will indeed be a highlight of your resume when seeking a challenging job or project The course offers step-by-step guide to learning of SVA with plenty of real life applications to help you solidify your concepts and apply SVA to your project in shortest possible time. SVA also helps the critical part of Functional/Temporal domain coverage which is simply not possible with code coverage.